COSET: Cooperative Set Last Level Caches by Zhan, Dongyuan et al.
University of Nebraska - Lincoln 
DigitalCommons@University of Nebraska - Lincoln 
CSE Technical reports Computer Science and Engineering, Department of 
2-16-2010 
COSET: Cooperative Set Last Level Caches 
Dongyuan Zhan 
University of Nebraska-Lincoln, dzhan@cse.unl.edu 
Hong Jiang 
University of Nebraska-Lincoln, jiang@cse.unl.edu 
Sharad Seth 
University of Nebraska-Lincoln, seth@cse.unl.edu 
Follow this and additional works at: https://digitalcommons.unl.edu/csetechreports 
 Part of the Computer and Systems Architecture Commons, and the Computer Sciences Commons 
Zhan, Dongyuan; Jiang, Hong; and Seth, Sharad, "COSET: Cooperative Set Last Level Caches" (2010). CSE 
Technical reports. 116. 
https://digitalcommons.unl.edu/csetechreports/116 
This Article is brought to you for free and open access by the Computer Science and Engineering, Department of at 
DigitalCommons@University of Nebraska - Lincoln. It has been accepted for inclusion in CSE Technical reports by an 
authorized administrator of DigitalCommons@University of Nebraska - Lincoln. 
1 
 
COSET: Cooperative Set Last Level Caches 
Dongyuan Zhan, Hong Jiang, Sharad C. Seth 
Department of Computer Science & Engineering, 
University of Nebraska – Lincoln, Lincoln, NE 68588 
{dzhan, jiang, seth}@cse.unl.edu 
 
Abstract 
The speed gap between processors and DRAM remains a crit-
ical performance bottleneck for contemporary computer systems, 
which necessitates an effective management of last level caches 
(LLC) to minimize expensive off-chip accesses. However, because 
all sets in a conventional set-associative cache design are statically 
assigned an equal number of blocks, the LLC capacity utilization 
can drastically diminish when the cache actually exhibits non-
uniform capacity demands across the sets. To reveal the wide exis-
tence of set-level non-uniformity of capacity demand in real appli-
cations, this technical report first establishes an accurate metric for 
measuring individual sets’ capacity demands by developing a 
group of mathematical models. Then, the report presents a last-
level cache design1 called COSET (COoperative SET) L2 cache 
that identifies the capacity needs of individual sets based on the 
new metric, dynamically couples two sets with complementary 
capacity demands, and enables the set with a higher resource de-
mand to utilize the capacity of its coupled set to reduce conflict 
misses. Our simulation study on 6 selected SPEC CPU 2000 
benchmarks shows that the COSET L2 cache achieves a MPKI of 
as low as 0.383 and 0.781 on average normalized to the standard 
LRU cache, outperforming the state-of-the-art approach SBC that 
has the best and average performance results of 0.585 and 0.867 
respectively. 
1.   Introduction 
As the memory wall continues to limit processor per-
formance, judiciously architecting and managing on-chip last 
level L2 caches continues to play a critical role in bridging 
the speed gap between processors and memory subsystems. 
Since the L2 caches are typically built on the conventional 
set-associative basis, all sets are statically assigned the same 
number of cache blocks. However, the static set-associativity 
cannot effectively minimize the overall cache misses due to 
its inflexibility in adjusting block allocation to the specific 
needs of individual sets. In several prior studies researchers 
have identified in workload characterization that L2 accesses 
can be non-uniformly distributed over all sets, which is also 
referred to as set-level access non-uniformity. With the im-
plicit assumption that a higher set-level access count implies 
greater set-level capacity demand, their studies have at-
tempted to diffuse L2 accesses across the entire L2 sets so as 
to generate equal set-level capacity demands. Seznec’s 
skewed associativity [1], Kharbutli’s prime-based cache in-
dexing [2], and Qureshi’s V-way cache [3] are all such ap-
proaches. Their basic assumption, however, may not always 
hold true, because there is no direct correlation between a 
set’s access count and its working set size. A simple argu-
                                                          
1 Without loss of generality, L2 is assumed to be the on-chip LLC in this 
study. 
ment for the inaccuracy of “access count” in measuring set-
level capacity demand can be stated as follows: if a set is 
currently getting a large number of accesses but with the 
accesses exhibiting good temporal locality, these accesses 
will only touch a small working set; furthermore, if the work-
ing set size is less than the set associativity, all accesses will 
eventually result in cache hits rather than conflict misses, 
which is actually worth preserving in rather than evicting 
from cache. 
Therefore, simply alleviating set-level access non-
uniformity may not be the best way of reducing conflict 
misses, because a set’s access count is not a direct indicator 
of its working set size. A recent proposal by Rolan et al. [4] 
has attempted to measure a set’s capacity demand by count-
ing the “saturation level”, a metric defined as the difference 
between a set’s miss and hit counts. In their study, if a set has 
experienced more misses than hits during a period, the set is 
considered to have a higher saturation level and thus as-
sumed to require more capacity than it currently possesses; 
otherwise, the set is considered less saturated and its capacity 
is assumed to be underutilized. With this assumption, they 
propose the Set Balancing Cache2 (SBC) scheme that asso-
ciates two sets with complementary saturation levels and 
enables the set with a higher saturation-level value to place 
victim blocks in the other set. In [4], the SBC scheme has 
been evaluated to outperform the V-way [3] and DIP [5] 
caches. The proposed “saturation level” used by SBC, how-
ever, cannot differentiate a set’s compulsory misses from its 
conflict misses, rendering the metric less accurate in measur-
ing the set’s real capacity need. For instance, if a set is re-
ceiving more misses than hits just because it has excessive 
compulsory misses, which means that the set is a streaming-
like set, extending the set’s capacity will not contribute to 
miss reduction at all.  
Although using either a set’s “access count” or “satura-
tion level” is not very accurate according to the analysis 
above, both metrics still lead to more effective set-level 
cache management approaches than the cache designs with a 
fixed set-associativity. This leads us to the belief that a set-
level cache management approach with higher performance 
can be designed if a more accurate set-level capacity de-
mand metric can be adopted, which serves as the fundamen-
tal objective of this study. Unlike previous studies that 
mainly focus on the architectural design of L2 caches, this 
study first develops a group of accurate mathematical mod-
els, based on which a new hardware-based metric of set-
level capacity demand is proposed. The basic idea behind 
and novelty of the new metric is to directly measure the con-
                                                          
2 In this technical report, the term SBC is dedicated to the Dynamic Set 
Balancing Cache scheme in [4]. 
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flict miss reduction rate for a set as if its capacity were ex-
tended (by a shadow set), which sets it apart from all exist-
ing set-level capacity demand metrics. Then, we adopt the 
new metric to evidencing and characterizing the set-level 
non-uniformity of capacity demand in re programs. Finally, 
based on the new metric, we propose a new L2 cache design, 
called the COoperative SET (COSET) L2 cache, which dy-
namically couples two L2 sets with complementary set-level 
capacity demands and allows the set with a higher need, 
called a taker set, to spill victim blocks to the other set, 
called a giver set. In addition to adopting the novel and more 
accurate set-level metric, COSET is significantly different 
from SBC in that COSET adopts a background search algo-
rithm to find a globally optimal giver set for coupling, and 
incorporates a feedback loop to control the quantity of vic-
tim blocks that can be received by the giver set in response 
to its real-time capacity demand. 
The rest of this report is organized as follows. Section 2 
introduces the research motivation. Section 3 elaborates on 
the design issues of our proposed COSET L2 caches. Section 
4 shows the experiment setup used for evaluation and Sec-
tion 5 provides an analysis of the obtained results. Related 
work is discussed in Section 6 and the technical report con-
cludes with a summary in Section 7. 
2. Motivation 
This section develops a set of mathematical models to 
obtain our new metric and guide workload characterization, 
which motivates the study presented in this technical report. 
2.1 Quantification of Set-Level Capacity Demand 
We start with defining the notations and terms used in 
the discussion in Table 1. 
Table 1. Glossary of Notation and Terms Used 
Symbol Annotation 
𝑁 The total number of sets in an L2 cache 
𝐴 
The number of blocks (associativity) owned by a 
set, 0 ≤ 𝐴 < ∞ 
𝑆 The index of a set, 0 ≤ 𝑆 ≤ N − 1 
𝐼 
A fine-grained sampling interval based on work-
load characterization 
𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 𝐴) 
The number of misses on set 𝑆  with 𝐴  blocks 
during the sampling interval 𝐼 
ℎ𝑖𝑡_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 𝐴) 
The number of hits on set 𝑆 with 𝐴 blocks during 
the sampling interval 𝐼 
𝑏𝑙𝑜𝑐𝑘𝑠_𝑟𝑒𝑞𝑢𝑖𝑟𝑒𝑑(𝑆, 𝐼) 
The number of blocks required by set 𝑆 during 
the sampling interval 𝐼 
𝐴𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑  
A value of associativity large enough to approx-
imate ∞ 
𝐴𝑏𝑎𝑠𝑒𝑙𝑖𝑛𝑒  
The associativity (integral power of 2) of the 
baseline private L2 cache 
𝑀 
The number of buckets/sub-ranges (explained in 
Section 2.1.2) within  1, 𝐴𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑   
𝑏𝑢𝑐𝑘𝑒𝑡𝑗  
The 𝑗𝑡ℎℎ  bucket, which is in the sub-range 
[
(𝑗−1)∙𝐴𝑡ℎ𝑟𝑒𝑠 ℎ𝑜𝑙𝑑
𝑀
+ 1,
𝑗 ∙𝐴𝑡ℎ𝑟𝑒𝑠 ℎ𝑜𝑙𝑑
𝑀
] 
𝑆𝐹(𝑆, 𝐼, 𝑏𝑢𝑐𝑘𝑒𝑡𝑗 ) 
A membership function used to indicate if the 
number of blocks required by set 𝑆 is categorized 
into the 𝑗𝑡ℎ  bucket during interval 𝐼 
𝑠𝑖𝑧𝑒_𝑏𝑢𝑐𝑘𝑒𝑡𝑗  𝐼  
1 ≤ 𝑗 ≤ 𝑀 
The size of the  𝑗𝑡ℎ  bucket during interval 𝐼 
2.1.1 Quantifying Set-level Capacity Demand 
Since a cache set can be treated as an array of blocks, 
under a fixed block size, we can use the number of blocks in 
a set to measure the amount of cache resource possessed by 
the set. Intuitively, if a set has enough blocks during a given 
time interval, there will be no capacity or conflict misses on 
the set, because these two kinds of misses happen only when 
the set resource is limited. Therefore, if we denote the ca-
pacity demand of a particular set during a given time interval 
as 𝑏𝑙𝑜𝑐𝑘𝑠_𝑟𝑒𝑞𝑢𝑖𝑟𝑒𝑑(𝑆, 𝐼), where 𝑆  is the index of the set 
and 𝐼 is the time interval of interest, we can define it as the 
minimum number of blocks required to resolve all capacity 
and conflict misses for the set during the interval. 
We introduce another function, 𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 𝐴) , 
which measures the number of misses on set S during inter-
val I when 𝑆 has 𝐴 blocks. Under the LRU replacement poli-
cy that has the stack property [6], the following relationship 
always holds true: 𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 0)  ≥ 
𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 1) ≥ ⋯ ≥ 𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, ∞). From this 
property, we can also infer that 𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 𝐴) is mo-
notonically non-increasing for the given 𝑆 and 𝐼 when only 𝐴 
increases. Ideally, if set 𝑆 could get an infinite number of 
blocks (𝐴 = ∞) during interval 𝐼 , then there would be no 
capacity or conflict misses on the set. At the other extreme, if 
set 𝑆 had no blocks at all (𝐴 = 0), all accesses to the set dur-
ing interval 𝐼  would miss. Consequently, 
𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, ∞) is equal to the number of compulsory 
misses on set S during interval 𝐼, while 𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 0) 
is equivalent to the number of accesses to set S during inter-
val 𝐼.  
On the other hand, during interval 𝐼, if set 𝑆’s capacity 
demand is satisfied, which means that set S gets as many 
blocks as 𝑏𝑙𝑜𝑐𝑘𝑠_𝑟𝑒𝑞𝑢𝑖𝑟𝑒𝑑(𝑆, 𝐼) , then only compulsory 
misses can happen to set 𝑆. Thus, we give a quantitative de-
finition of 𝑏𝑙𝑜𝑐𝑘𝑠_𝑟𝑒𝑞𝑢𝑖𝑟𝑒𝑑(𝑆, 𝐼) in Formula (1) below. 
 
𝑏𝑙𝑜𝑐𝑘𝑠_𝑟𝑒𝑞𝑢𝑖𝑟𝑒𝑑 𝑆, 𝐼 = min 𝐴 
𝑠. 𝑡.  𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 𝐴) − 𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, ∞) = 0 
(1) 
 
Since it is impractical to measure 𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, ∞) 
when the set associativity A is ∞, and also because the func-
tion 𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 𝐴) is monotonically non-increasing for 
the given 𝑆 and 𝐼 when only 𝐴 increases, we can use a suffi-
ciently large but finite number 𝐴𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑  to approximate ∞. 
Then, we can use Formula (2) below to quantify the capacity 
demand of a set. 
 
𝑏𝑙𝑜𝑐𝑘𝑠_𝑟𝑒𝑞𝑢𝑖𝑟𝑒𝑑 𝑆, 𝐼 = min 𝐴 
𝑠. 𝑡.  𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 𝐴) − 𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 𝐴𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑 ) = 0 
(2) 
 
Alternatively, since 𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 0)  is equivalent to 
the number of accesses to set 𝑆 during interval 𝐼, the total 
number of hits on set 𝑆 that has 𝐴 blocks during interval 𝐼 
(denoted as hit_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 𝐴) ) can be expressed as 
hit_𝑐𝑜𝑢𝑛𝑡 𝑆, 𝐼, 𝐴 = 𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡 𝑆, 𝐼, 0 – 𝑚𝑖𝑠𝑠_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 𝐴). 
Therefore, Formula (2) can be converted to Formula (3): 
 
𝑏𝑙𝑜𝑐𝑘𝑠_𝑟𝑒𝑞𝑢𝑖𝑟𝑒𝑑 𝑆, 𝐼 = min 𝐴 
𝑠. 𝑡.  ℎ𝑖𝑡_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 𝐴) − ℎ𝑖𝑡_𝑐𝑜𝑢𝑛𝑡(𝑆, 𝐼, 𝐴𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑 ) = 0 
(3) 
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Practically, Formula (3) is more convenient to use than 
Formula (2), because it is much easier to locate a position in 
the LRU stack when an access to a set is a hit [5]. Equiva-
lently, ℎ𝑖𝑡_𝑐𝑜𝑢𝑛𝑡 𝑆, 𝐼, 𝐴  is actually the total number of hits 
on the LRU positions that are less than or equal to 𝐴 on set 𝑆 
during interval 𝐼. 
2.1.2 Characterizing Set-Level Non-Uniformity of 
Capacity Demand 
From the aforementioned analysis, we can infer that 
𝑏𝑙𝑜𝑐𝑘𝑠_𝑟𝑒𝑞𝑢𝑖𝑟𝑒𝑑(𝑆, 𝐼) is in the integer range [1, 𝐴𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑 ]. 
Without loss of accuracy, we divide the integer range 
[1, 𝐴𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑 ]  into 𝑀  sub-ranges (a.k.a., buckets) of equal 
length {𝑏𝑢𝑐𝑘𝑒𝑡1, 𝑏𝑢𝑐𝑘𝑒𝑡2, … , 𝑏𝑢𝑐𝑘𝑒𝑡𝑀} , where 𝑏𝑢𝑐𝑘𝑒𝑡𝑗 =
 
 𝑗−1 ∙𝐴𝑡ℎ𝑟𝑒𝑠 ℎ𝑜𝑙𝑑
𝑀
+ 1,
𝑗 ∙𝐴𝑡ℎ𝑟𝑒𝑠 ℎ𝑜𝑙𝑑
𝑀
  for 1 ≤ 𝑗 ≤ 𝑀 . Then, for a 
given interval 𝐼, set 𝑆 is said to be categorized into 𝑏𝑢𝑐𝑘𝑒𝑡𝑗  
if and only if the value of 𝑏𝑙𝑜𝑐𝑘𝑠_𝑟𝑒𝑞𝑢𝑖𝑟𝑒𝑑 𝑆, 𝐼  is in the 
integer range  
 𝑗−1 ∙𝐴𝑡ℎ𝑟𝑒𝑠 ℎ𝑜𝑙𝑑
𝑀
+ 1,
𝑗 ∙𝐴𝑡ℎ𝑟𝑒𝑠 ℎ𝑜𝑙𝑑
𝑀
 . Further, be-
cause any two adjacent buckets do not intersect, the value 
𝑏𝑙𝑜𝑐𝑘𝑠_𝑟𝑒𝑞𝑢𝑖𝑟𝑒𝑑(𝑆, 𝐼) will be in one and only one bucket. 
Therefore, we can differentiate two cache sets in terms of 
their individual capacity demands if their 
𝑏𝑙𝑜𝑐𝑘𝑠_𝑟𝑒𝑞𝑢𝑖𝑟𝑒𝑑(𝑆, 𝐼)  values belong to different buckets. 
Here, we restrict both 𝐴𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑  and 𝑀 to be integral powers 
of 2. 
To identify if set 𝑆  is categorized into the 𝑗𝑡ℎℎ bucket 
during interval 𝐼 , we can define a membership function 
𝑆𝐹(𝑆, 𝐼, 𝑏𝑢𝑐𝑘𝑒𝑡𝑗 ) to indicate if set 𝑆 has a capacity demand 
that is in the range of 𝑏𝑢𝑐𝑘𝑒𝑡𝑗  during interval 𝐼 , which is 
formulated in Formula (4) below: 
 
𝑆𝐹 𝑆, 𝐼, 𝑏𝑢𝑐𝑘𝑒𝑡𝑗  =  
1, if 𝑏𝑙𝑜𝑐𝑘𝑠_𝑟𝑒𝑞𝑢𝑖𝑟𝑒𝑑 𝑆, 𝐼 ∈ 𝑏𝑢𝑐𝑘𝑒𝑡𝑗  
0, otherwise
  (4) 
 
For all of the 𝑁 sets in an L2 cache, we are interested in 
knowing how many sets are categorized into each one of the 
𝑀 buckets during the sampling interval 𝐼, because any two 
sets that are categorized into different buckets will show dif-
ferent set-level capacity demands. Here, we normalize the 
number of sets that are categorized into the 𝑗𝑡ℎℎ bucket during 
interval 𝐼 by the total number of sets 𝑁, define it as the size 
of the bucket for that interval, and denote the value as 
𝑠𝑖𝑧𝑒_𝑏𝑢𝑐𝑘𝑒𝑡𝑗 (𝐼). The formal definition of 𝑠𝑖𝑧𝑒_𝑏𝑢𝑐𝑘𝑒𝑡𝑗  𝐼  
is shown in Formula (5) below. 
 
𝑠𝑖𝑧𝑒_𝑏𝑢𝑐𝑘𝑒𝑡𝑗  𝐼 =
 𝑆𝐹 𝑆, 𝐼, 𝑏𝑢𝑐𝑘𝑒𝑡𝑗  
𝑁−1
𝑆=0
𝑁
 
 1 ≤ 𝑗 ≤ 𝑀  
(5) 
 
In summary, we can characterize the set-level non-
uniformity of capacity demand for all of the 𝑁 sets in an L2 
cache by using Formula (5). 
2.2 Methodology of Workload Characterization 
We experiment on all 26 SPEC CPU 2000 benchmarks 
[7] using the sim-cache tool of Simplescalar [8], and analyze 
the set-level capacity demand distributions of their L2 caches. 
The configurations of L1 and L2 caches are listed in Table 4 
in Section 4. Specifically, there are 1024 sets in the L2 cache 
(N=1024). All of the benchmarks are executed with the ref-
erence data inputs. For each benchmark, we fast forward the 
execution by 6 billion cycles and then simulate the caches 
until 1000 sampling intervals of which each contains 100K 
L2 accesses are encountered. Therefore, the variable 𝐼 is in 
the range [1,1000]. Within a sampling interval 𝐼, for an L2 
set 𝑆, we sample the number of hits on set 𝑆 at each LRU 
position 𝐴 that is less than or equal to 𝐴𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑 , and then 
find the minimum 𝐴  (a.k.a. 𝑏𝑙𝑜𝑐𝑘𝑠_𝑟𝑒𝑞𝑢𝑖𝑟𝑒𝑑(𝑆, 𝐼) ) such 
that ℎ𝑖𝑡_𝑐𝑜𝑢𝑛𝑡 𝑆, 𝐼, 𝐴 = ℎ𝑖𝑡_𝑐𝑜𝑢𝑛𝑡 𝑆, 𝐼, 𝐴𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑  ), 
where 𝐴𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑  is assumed to be 2𝐴𝑏𝑎𝑠𝑒𝑙𝑖𝑛𝑒  in this study. 
Since 𝐴𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑  is assumed to be 2 𝐴𝑏𝑎𝑠𝑒𝑙𝑖𝑛𝑒  
(𝐴𝑏𝑎𝑠𝑒𝑙𝑖𝑛𝑒 = 16) in this study, we divide the entire range 
[1, 𝐴𝑡ℎ𝑟𝑒𝑠ℎ𝑜𝑙𝑑 ] into 8 buckets {[1,4], [5,8], …, [29,32]}. Then, 
for all 1024 sets and 1000 sampling intervals, we can obtain 
the normalized size of each bucket, 𝑠𝑖𝑧𝑒_𝑏𝑢𝑐𝑘𝑒𝑡𝑗 (𝐼)  for 
1 ≤ 𝑗 ≤ 8, which is actually the distribution of set-level ca-
pacity demand for all L2 sets during the sampling period. 
2.3 Conclusions on Workload Characterization 
To summarize, we find that among the 26 SPEC2000 
benchmarks, there are 7 applications (ammp, apsi, galgel, 
gcc, parser, twolf, vortex) that show strong set-level non-
uniformity of resource demand. Figures 1 - 3 illustrate the 
distributions of set-level capacity demand for the three appli-
cations, among which ammp and vortex show strong set-level 
non-uniformity of capacity demand but applu does not. In 
Figure 1 - 3, the 8 legends on the right side of the figure 
represent the 8 buckets, the x axis shows the 1000 sampling 
intervals, and the y axis shows the distribution breakdown for 
the 8 buckets. 
For instance, although both ammp and vortex have been 
shown to benefit from additional cache resource in previous 
research [9], Figures 1 and 2 clearly indicate that both of 
them exhibit significant set-level non-uniformity of capacity 
demand. For ammp, about 40% sets require only 1 - 4 blocks 
during the entire sampling period. For vortex, from the sam-
pling interval 405 to about 792, about 15% sets require only 
1 - 4 blocks, about 9% sets require 5 - 8 blocks, and over 7% 
sets require 9 - 12 blocks. In contrast, for the streaming ap-
plication applu, almost all sets require only 1 - 4 blocks dur-
ing the entire sampling period. 
 
Figure 1. Distribution of Set-level Capacity Demand for ammp 
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Figure 2. Distribution of Set-level Capacity Demand for vortex 
 
 
Figure 3. Distribution of Set-level Capacity Demand for applu 
3. The COSET Architecture 
COSET is designed to exploit the fine-grained set-level 
non-uniformity of capacity demand, clearly evidenced in the 
above experimental study by us and shown in other studies, 
to enhance the L2 cache performance. The COSET L2 cache 
design aims to achieve two critical goals: (1) identifying the 
capacity demand for each L2 set, and (2) coupling pairs of 
sets with complementary set-level capacity needs for spilling 
and receiving to significantly reduce cache miss rate. 
Figure 4 provides an architectural view of the COSET 
L2 cache. The COSET cache controller accepts access re-
quests from the upper L1 caches. Then, the controller looks 
up the requested block in the tag store to see if the block is 
present in the L2 cache. There can be two scenarios if the 
requested block is on-chip: the block is either in its native set 
with the same index as indicated in the block’s physical ad-
dress or a cooperative set with a different index. In the latter 
scenario, the controller needs two accesses to reach the coop-
erative set so as to find the block. Then, the requested block 
is forwarded to its native set if it is found or otherwise 
fetched from DRAM. Meanwhile, the set-level capacity mon-
itor is operated to capture the dynamic information of indi-
vidual sets’ capacity needs and feed it back to the cache con-
troller. Based on the information, the controller couples two 
sets with complementary capacity needs and controls the 
spilling and receiving between the coupled sets.  
The set-level capacity monitor consists of as many sha-
dow sets as the L2 cache sets in the tag or data stores, and a 
one-to-one correspondence is maintained between a shadow 
set and an L2 set with the same index. The shadow set is 
intended to monitor the capacity demand of the correspond-
ing L2 set for its evicted blocks that will be accessed again. 
In addition, there is a per-set saturating counter associated 
with each shadow set. The design and working principles of 
a shadow L2 set will be elaborated in Section 3.1, and an 
overhead analysis of this organization appears in Section 3.5. 
T
A
G
S
et
-L
ev
el
 C
a
p
a
ci
ty
M
o
n
it
o
r
DATA 
ARRAY
Cache 
Controller
Requests from L1
COSET L2 Cache
Tag
An L2 Cache Set (2
N
 way Set Associative)
V LRUd D Tag V LRUd D
Tag
A Shadow L2 Cache Set
(2
N
 way Set Associative)
LRUV Tag V LRU
sat
cnt  
Figure 4. An Architectural View of the COSET L2 Cache3 
3.1 Identifying Taker and Giver Sets  
This subsection details the structure of set-level capaci-
ty monitor (shown in Figure 5), defines its operations and 
elaborates how the set-level capacity demand is monitored. 
3.1.1 The Set Structures of the Tag and Monitor 
Stores 
an L2 Set in the COSET L2 Tag Store
Tag V LRUDd Tag V LRUDd
A per-set 
saturating counter
A Shadow Set in the COSET 
Set-Level Capacity Monitor
Tag V LRU Tag V LRU
sat
cnt
 
Figure 5. An L2 Set and its Corresponding Shadow Set 
 
Since the new metric directly measures the (conflict) 
miss rate reduction for a set as if its capacity were extended 
(via a shadow set), the Set-Level Capacity Demand Monitor 
is critical in realizing this idea because it takes advantage of 
                                                          
3 The schematic area does not necessarily reflect the physical area. 
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shadow sets and per-set saturating counters to estimate a 
set’s expected miss rate reduction with the additional 
VIRTUAL capacity provided by the corresponding shadow 
set. Figure 5 shows the structures of a set in the tag store and 
the corresponding shadow set respectively. A tag store entry 
has all the usual required fields (e.g., the tag, valid, dirty and 
LRU), except that each entry is augmented with a single bit 
“d” indicating if the block is a native block of the current set 
(d = 0) or a cooperatively cached victim block from another 
set (d = 1). On the other hand, each entry of a shadow set 
contains such fields as tag, valid and LRU and is used to 
record the “shadow” tag field of evicted native blocks from 
the corresponding LLC set. Then, the set-level capacity de-
mand can be reflected by a per-set k-bit saturating counter in 
the monitor store, as will be detailed in Subsection 3.1.3. 
3.1.2 The Operations on Shadow Sets 
There are three essential operations on a shadow set: (1) 
if a native block is evicted from its native L2 set, the corres-
ponding shadow set in the monitor store will retain the tag 
field of the victim line in one of its entries and set it valid; (2) 
the shadow set maintains its own independent LRU ranking 
for all of its valid entries and uses the ranking for replace-
ment; (3) if there is an access miss on a native block in an L2 
set, the corresponding shadow set will be looked up to check 
if the tag field of the requested block is present in a valid 
shadow set entry. Additionally, it is required that the shadow 
set entries be strictly exclusive with the native blocks in the 
corresponding LLC set in terms of their tag fields. Therefore, 
if a previously evicted block with its tag present in the sha-
dow set is revisited by the owner set, two operations must be 
performed: (1) the shadow entry that has the target tag needs 
to be invalidated after the corresponding block enters the real 
set; (2) a hit on the shadow set is signaled to operate its satu-
rating counter. 
3.1.3 Monitoring Set-Level Capacity Demand 
If an L2 set and its corresponding shadow set have the 
same associativity, the L2 and shadow sets implicitly form 
two buckets as defined in Section 2. Then, we can use the 
per-set saturating counter to monitor the set-level capacity 
demand, based on which complementary pairs of set-level 
takers and givers are identified and coupled for spilling and 
receiving. 
Since an L2 set and its shadow set form two buckets, 
according to Formula (3), we can use the ratio 𝜎 (defined in 
Formula (6) below) to project the potential performance ben-
efit in terms of hit rate increase if the capacity of the L2 set 
were to double with respect to the number of cache blocks. If 
𝜎 is greater than a predefined threshold 1 𝑝 , where 𝑝 is an 
integer, we claim that doubling the capacity of the L2 set can 
lead to an increase in the hit rate by 1 𝑝 . This is because 
𝜎 > 1 𝑝  is equivalent to the relationship in Formula (7) be-
low. 
 
𝜎 =
#ℎ𝑖𝑡𝑠 ( 𝑜𝑛 𝑡ℎ𝑒 𝑠ℎ𝑎𝑑𝑜𝑤 𝑠𝑒𝑡 )
#ℎ𝑖𝑡𝑠  𝑜𝑛 𝑡ℎℎ𝑒 𝐿2 𝑠𝑒𝑡     +    #ℎ𝑖𝑡𝑠 ( 𝑜𝑛 𝑡ℎ𝑒 𝑠ℎ𝑎𝑑𝑜𝑤 𝑠𝑒𝑡 )
 (6) 
#ℎ𝑖𝑡𝑠 𝑜𝑛 𝑡ℎ𝑒 𝑠ℎ𝑎𝑑𝑜𝑤 𝑠𝑒𝑡 − 1 𝑝 ∗ [#ℎ𝑖𝑡𝑠 𝑜𝑛 𝑡ℎ𝑒 𝐿2 𝑠𝑒𝑡 
+ #ℎ𝑖𝑡𝑠 𝑜𝑛 𝑡ℎ𝑒 𝑠ℎ𝑎𝑑𝑜𝑤 𝑠𝑒𝑡𝑠 ] >  0 
(7) 
 
To implement this idea, we define operations on a satu-
rating counter as follows (also shown in Figure 6): (1) every 
hit on the shadow set increments the saturating counter by 1; 
(2) after every 𝑝 hits to the private or shadow sets, the satu-
rating counter is decremented by 1. Then, the outcome of the 
two operations can be reflected by the MSB (most significant 
bit) of the saturating counter. This is shown for an example 
in Figure 6: if a 𝑘-bit saturating counter is initialized to the 
value 2𝑘−1 − 1, which means that all bits except the MSB of 
the counter is set to one, a one-valued MSB of the counter 
indicates that the L2 set has a higher capacity demand than 
that provided by its local L2 cache, and that doubling its ca-
pacity can potentially lead to an increase in hit rate by at least 
1
𝑝 . 
k-bit Saturating Counter
+
—
Hits on the 
Real Set
Hits on the 
Shadow Set
1/p
Figure 6. The Operation on a Saturating Counter 
3.2 Coupling Two Sets for Spilling & Receiving 
As described above, we can differentiate taker and giver 
sets by simply checking the MSB of each saturating counter. 
A 1-valued MSB indicates that extending the capacity of the 
corresponding set is beneficial; hence the set is regarded as a 
taker set that can significantly reduce its conflict misses 
when its capacity is extended. On the other hand, a 0-valued 
MSB denotes a giver set that needs less blocks than it cur-
rently possesses. Thus, COSET L2 cache can couple a taker 
set and a giver set so that the taker set can utilize part of the 
giver set’s capacity to reduce conflict misses. 
In [4], SBC adopts a Destination Set Selector (DSS) that 
keeps records of recently accessed giver sets by using a 
lightweight hardware heap. When an unassociated taker set 
gets accessed, SBC provides it with the giver set that has the 
least saturating level in the DSS structure for association. 
After the association is established, the SBC stores the asso-
ciation information in an Association Table. We argue that 
the DSS structure may not be appropriate in our COSET L2 
cache design that uses a different set-level capacity demand 
metric from SBC. This is because, in SBC, only when a giver 
set is recently accessed can the set be considered a candidate 
for association. However, some sets become giver sets just 
because they are seldom accessed during a certain period. 
Such giver sets are not likely to be selected as candidates by 
DSS in SBC. Therefore, based on the principle of divide and 
conquer, we use a per-region finite state machine (FSM) to 
exhaustively search the best uncoupled giver set in each 
cache region that corresponds to a page color [10]. Since this 
search needs not be in the critical path of the COSET opera-
tions, it can be done in the background during light load. 
Then, a globally optimal uncoupled giver set is selected 
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among the regional best to satisfy the coupling request. We 
believe that this background search algorithm can always 
find a globally optimal uncoupled giver set for coupling, 
because there are typically tens of cycles’ intermissions be-
tween two consecutive L2 accesses as a result of L1’s filter-
ing effect, and also because consecutive L2 accesses are 
more likely to be confined to a cache region (corresponding 
to a page color) as a result of the access locality. More accu-
rate analysis will be carried out in our further research. 
Now consider a block is missed in its native L2 set. If 
the set has previously evicted any blocks to a coupled giver 
set, as indicated in the corresponding association table entry, 
the COSET cache controller will signal a retrieving request 
to the coupled set. In response, the block is forwarded to the 
original native set if it is found in the coupled set; otherwise, 
it is fetched from the DRAM.  
3.3 Spilling and Receiving Control 
Unlike SBC that allows a taker set to continuously evict 
blocks to its coupled set, our COSET cache imposes some 
restrictions on the spilling and receiving process for any pair 
of coupled sets. This is because a giver set can be over-
whelmed if the eviction from the taker set is too frequent. 
However, whether or not a giver set is overwhelmed can be 
easily detected by checking the MSB of its corresponding 
shadow set. If a previously 0-valued MSB turns 1, it means 
that the set might have been overwhelmed by another set’s 
spilling or it has changed its role from a giver set to a taker 
set. The set-level capacity monitor returns such information 
to the cache controller to form a feedback loop as depicted in 
Figure 4. With the feedback loop, only when a set has a 0-
valued MSB in its corresponding shadow set can it receive 
victim blocks from its coupled taker set.  
3.4 Decoupling Two Sets 
The decoupling takes place when a former giver set 
evicts all foreign blocks (with d = 1) within the set. After the 
decoupling, the two entries in the association table will be 
re-initialized to the two sets’ original (native) indices respec-
tively. 
3.5 Hardware Overhead Analysis 
In our COSET L2 cache design, the set-level capacity 
demand monitor and association table account for the vast 
majority of the hardware overhead in our design. Table 2 
lists the length of each storage field in the COSET L2 cache. 
Table 2. The Length of Each Field in the COSET Cache with the 
Configuration in Table 4 
Field Length 
address length 32 bits 
#(cache sets) 1024 
set associativity 16 
size(data block) 64 byte 
length(tag field) 16 bits 
v, d 1 bit each 
LRU field 4 bits 
log p (the length of the module p counter) 3 bits (p = 8) 
k (= the length of the saturating counter) 4 bits 
The overall storage overhand for both monitor store and 
association table is 4.13% by estimation. However, since the 
tag field in the shadow set does not affect the semantics of 
running threads at all, we plan to design a hash function for 
shadow caches to shorten their tag fields in our future work. 
4. Evaluation 
In our execution-driven experiment, we use the sim-
cache tool in SimpleScalar [8] to evaluate the MPKI im-
provement of our COSET L2 design by using 6 SPEC CPU 
2000 programs (ammp, twolf, apsi, galgel, parser and vortex) 
that show noticeable set-level non-uniformity of capacity 
demand in the workload characterization in Section 2.3. 
Since SBC has been evaluated in [4] and shown to outper-
form other well-known cache schemes such as V-way [3] 
and DIP [5], we only directly compare the performance of 
COSET against SBC in this study. Table 3 shows the sim-
cache configuration used in the evaluation. A more thorough 
evaluation on and comparison with various state-of-the-art 
L2 design schemes and emerging workloads will be con-
ducted in our near-future work, which has been planned to 
incorporate some subtle features capable of dynamic work 
set analysis into the updated version of the COSET design. 
Table 3. The sim-cache Configuration 
Address Bits 32 
L1I/D 2 way, 32KB, 64B lines, write back 
L2 Cache 16 way, 1MB, 64B lines, write back 
5. Results and Analysis 
For each instance of simulation, we fast forward the ex-
ecution by 500 million instructions to bypass the initializa-
tion section of the programs, then warm up the cache mod-
ules with another 500 million instructions and finally contin-
ue the simulation for 1 billion instructions.  
 
 
Figure 7. The Operation on a Saturating Counter 
 
Figure 7 illustrates the MPKI (misses per 1K instruc-
tions) values of SBC and COSET that are normalized to the 
standard LRU cache. For the 6 benchmark programs that 
exhibit obvious set-level non-uniformity of capacity demand, 
our COSET L2 cache can improve the MPKI measure by 
21.9% over the standard LRU while SBC only improves the 
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MPKI by 13.2%. Specifically, for ammp, the normalized 
MPKI of COSET is 0.383, most significantly outperforming 
that of SBC’s which is 0.585. We can infer from the results 
that our new metric for capturing the set-level capacity de-
mand and our optimal pairing of complementary taker-giver 
sets are more effective than the “saturation level” metric and 
the “Destination Set Selector” adopted in SBC. 
6. Related Work 
On-chip Level 2 caches have received extensive attention 
from the research community because of their critical role in 
reducing off-chip DRAM accesses. In the following, we 
briefly summarize some state-of-the-art research work that is 
closely related to our technical report. 
 App-Level Alternative Replacement Policies 
It has been proven that the LRU replacement policy 
mainly favors the programs with good temporal locality but 
it can make an L2 cache thrash when an application’s work-
ing set is larger than the L2 capacity. To address this issue, 
there have been several studies that alter the traditional LRU 
replacement policy so as to respond to applications’ working 
set sizes. Qureshi has developed the Dynamic Insertion Poli-
cy (DIP) [5] to adaptively support good and poor temporal 
behaviors in response to programs’ runtime locality. Based 
on memory instructions’ PC signatures, Liu et al. [11] have 
devised Dead Block Prediction approaches to identify “dead” 
blocks that occupy L2 cache capacity without any reuse be-
fore eviction. Once identified, the dead blocks can be re-
placed much earlier than through the LRU policy, making 
room for new lines requested either on demand or by pre-
fetching. The schemes above focus on designing alternative 
replacement policies at the application level and are funda-
mentally different from our work, because ours is dedicated 
to utilizing the non-uniform distribution of capacity demands 
at the set level. 
 Page-Level Cache Management 
Page coloring is an OS-based approach for cache man-
agement which requires no modification of existing proces-
sor hardware. A recent proposal [10] called the Run-time 
Operating system Cache-filtering Service (ROCS) utilizes 
page coloring in reducing conflict misses in L2 caches. In 
ROCS, a small L2 cache region that a page can fit in is dedi-
cated as a pollute buffer. ROCS identifies those pages that 
exhibit high miss rates as pollutants by polling processors’ 
PMUs, then re-colors the pollutant pages and re-map them to 
the pollute buffer, thus protecting other pages with high hit 
rates from the pollutants’ interference. Although the soft-
ware-based page coloring schemes are very flexible in im-
plementation, the re-coloring process can be quite expensive 
at runtime since re-coloring needs to flush off a page’s 
cached blocks and migrate the page from one memory frame 
to another. Therefore, this software approach is only applica-
ble to the programs with relatively long stable phases that 
can offset the re-coloring cost. The L2 cache design in our 
work, on the contrary, is a low-overhead hardware scheme 
that does not incur time-consuming software-based opera-
tions like page-recoloring. Besides, our scheme works at a 
finer granularity than the page level. 
 Set-Level Approaches 
Several prior studies have explored the non-uniform dis-
tribution of set-level accesses. Seznec’s skewed associativity 
[1], Kharbutli’s prime-based cache indexing [2], Qureshi’s 
V-way cache [3] are all examples of such approaches. The 
above schemes use the “access count” as an indicator of set-
level capacity demand and attempt to evenly diffuse the ac-
cesses among all L2 sets to reduce conflict misses, but it may 
not be the most efficient way as analyzed in Section 1. Our 
work tries to utilize the set-level non-uniformity of capacity 
demand in leveraging the resource allocation between a set 
with high capacity demand and another that requires low. 
The previous proposal that is most closely related to our 
work is the Set Balancing Cache (SBC) since both studies 
adjust resource allocation by spilling victim blocks from one 
set to another. But the SBC scheme uses a less accurate mea-
surement for set-level capacity demand. Our COSET scheme 
overcomes the shortcomings and in turn leads to potentially 
better performance outcomes. 
7. Conclusions 
This technical report proposes a new metric that can 
overcome the shortcomings of existing “access count” and 
“saturation level” metrics in capturing the set-level capacity 
demand. Based on the idea of directly measuring the in-
creased hit rate by utilizing the virtual capacity provided by 
shadow sets, a novel last-level L2 cache design, which is 
called COSET (COoperative SET) L2 cache, is proposed to 
identify the capacity demands of individual sets, dynamically 
couples two sets with complementary capacity needs, and 
enables the set with a higher resource demand to utilize the 
capacity of its coupled set. Our simulation on selected SPEC 
CPU 2000 benchmarks shows that the COSET L2 cache 
achieves a normalized MPKI of 0.383 at best and 0.781 on 
average over the standard LRU configuration, better than 
SBC’s best and average performance results of 0.585 and 
0.867 respectively. 
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